Last updated 2026-08-03

322 Hardware Design Jobs in San Jose, CA, United States

Page 1

Avature

Aug 3
Program Management (Technical), Principal - 18275 - 18275 - Synopsys
San Jose, CA, United States senior
  • Program Management (Technical), Principal - 18275 - 18275 - Synopsys Skip to content Synopsys Search jobs Careers Overview Inclusion and…
  • We are growing this team with multiple levels available) Proven technical program management experience in SoC design, analog IP, or…

Advanced Micro Devices, Inc

Aug 3
Fellow Architect, Functional & Performance Verification
San Jose, CA, United States mid Full Time
  • Deep background in architecting, developing, and deploying advanced functional verification and validation methodologies, frameworks, and e…
  • THE ROLE: We are looking for a visionary Fellow-level Functional and Performance Verification/Validation Architect to lead the evolution of…

More roles at Advanced Micro Devices, Inc

Google

Aug 3
TPU Validation Manager — Google Careers
Mountain View, CA, United States mid
  • Experience leading or managing ML accelerator verification teams.
  • About the job Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of…

Cisco

Aug 3
AI-Driven ASIC Physical Design Principal Engineer
San Jose, CA, United States senior Full Time $250.6k-416.9k/yr
  • Experience with machine learning driven placement and routing (MLPD / ML-driven PnR), and OpenAI APIs (e.g., GPT-4o, o3) and vector…
  • Experience developing EDA copilots or AI-assisted design tools, along with experience in Docker and containerized EDA environments.

Wipro

Aug 2
Physical Design Engineer (PnR / PPA / Timing Closure) Job Details...
Mountain View, CA, United States mid
  • Hands-on expertise in: o Floorplanning o Placement & Optimization o Clock Tree Synthesis (CTS) o Routing o Timing Closure o…
  • Job Description: Job Description Job Description We are looking for a Physical Design Engineer with strong expertise in Place &…

Piper Companies

Aug 2
Staff Hardware Engineer - Board-Level Design
San Jose, CA, United States mid
  • Responsibilities for the Staff Hardware Engineer include: Leading system-level board design integration with a balance of hands-on executio…
  • Keywords: Electrical Engineer, Staff Electrical engineer, hardware engineer, system engineer, board-level design, high-speed design, hardwa…

More roles at Piper Companies

TSMC - Taiwan Semiconductor Manufacturing Company Limited

Aug 1
Principal Engineer, SRAM Compiler & Circuit Design (7820)
San Jose, CA, United States senior Full Time $140k/yr
  • End-to-End Design & Compilation: Drive the hands-on circuit design of cutting-edge SRAM, DRAM, and Non-Volatile Memory (NVM) architectures,…
  • Compiler Verification & Quality Control: Lead SRAM compiler verification and Quality Control (QC) flows to ensure robust, silicon-proven co…

More roles at TSMC - Taiwan Semiconductor Manufacturing Company Limited

Apple

Aug 1
C - Focused Design Verification Engineer - Jobs - Careers at Apple
Sunnyvale, CA, United States mid
  • Description As a C- Focused Design Verification Engineer, you will be at the center of a chip design effort collaborating…
  • Careers at Apple Work at Apple Life at Apple Profile Sign In Search Back to search results C - Focused…

SiFive, Inc.

Aug 1
Intern - Design Verification Infrastructure Engineer - Platform
Santa Clara, CA, United States intern Full Time
  • Job Description: Join SiFive’s Design Verification Infrastructure team to develop and maintain the Verification Platform technologies used…
  • An ideal candidate will be a systems engineer with a desire to accelerate Design Verification through new technologies.

Microsoft

Jul 31
Principal Subsystem Engineer (Design or DV)
Mountain View, CA, United States senior Full Time
  • Technically lead one or more Subsystems as a design or DV engineer.
  • Team is currently looking for subsystem design and DV leads.

More roles at Microsoft

Samsung Semiconductor

Jul 31
Senior HSIO Digital Design Engineer
San Jose, CA, United States senior Full Time $138k-206k/yr
  • Working onsite at our San Jose headquarters What You’ll Do BS in Electrical Engineering with 5+ Years of experience, MS…
  • Ideal candidates will have 3+ years of industry experience specializing in digital design for die-to-die(chiplet) interfaces or similar hig…

Astera Labs

Jul 31
Principal SerDes Bring-up Validation Engineer (2026-376)
San Jose, CA, United States senior $185k-240k/yr
  • Proven track record in post-silicon validation and bring-up of high-speed PHYs or retimers, with a strong understanding of the physical…
  • Hands-on proficiency with signal integrity test equipment and methodologies (BERTs, VNAs, oscilloscopes, sampling scopes, TDRs, advanced pr…

More roles at Astera Labs

Renesas

Jul 31
Principal Analog Engineer
San Jose, CA, United States senior Full Time $208.5k-260.7k/yr
  • Proven experience in high-precision analog integrated circuit design - amplifiers, comparators, regulators, oscillators, and references.
  • Experience with mixed-signal simulation in the cadence AMS environment.

More roles at Renesas

HCLTech

Jul 31
Senior Technical Lead - Silicon Platform Validation, Python Job...
Santa Clara, CA, United States senior
  • Senior Technical Lead - Silicon Platform Validation, Python Job Details | HCLTech We use cookies for the best user experience…

Cadence

Jul 31
SIPI Architect
San Jose, CA, United States mid Full Time $178.5k-331.5k/yr
  • Main Job Tasks and Responsibilities: Work on test chip package design SI/PI optimization and verification.
  • Help with SI/PI related debug of test chips or customer ASICs in the lab.

MSI - (Marvell Semiconductor Inc.) US

Jul 31
Principal Physical Design/Implementation Engineer
Santa Clara, CA, United States senior $154.7k-231.7k/yr
  • Architect and lead the development of next-generation physical design methodologies and automation flows for Complex SubSystems Provide dee…
  • As part of the Implementation CoE team, you will drive the SubSystem Implementation/Back End strategy and PD execution for a…

More roles at MSI - (Marvell Semiconductor Inc.) US

Cisco Systems, Inc.

Jul 31
ASIC Engineering Program Manager
San Jose, CA, United States mid Full Time $214.1k-356.3k/yr
  • Experience in Program/Product management or Technical/Engineering management with proven leadership in delivering successful products.
  • Prior experience in managing ASIC design flow (architecture, micro-architecture, RTL, Synthesis, functional verification, physical layout e…

NVIDIA USA

Jul 31
Senior System Software Engineer - CPU SoC Boot Firmware
Santa Clara, CA, United States senior Full Time $152k/yr
  • Here we architect and develop the boot firmware for the flagship CPUs which are the core components for high-compute platforms…
  • What You'll be Doing: As a member of the Chips System firmware team, you will build robust features for core…

Broadcom Corporation

Jul 31
R&D Engineer IC Design
San Jose, CA, United States senior Full Time $143.8k-230k/yr
  • Architect block level design specifications from the marketing requirements and/or system requirements Prepare detailed design document, ti…
  • Good knowledge of digital signal processing and error correction code is a plus Strong analytical and problem solving skills as…

More roles at Broadcom Corporation

Avago Technologies Wireless (U.S.A.) Manufacturing LLC

Jul 31
Package Design Engineer
San Jose, CA, United States senior Full Time $121.9k-195k/yr
  • Physical design (layout) is a foundational responsibility in this role EDUCATION/EXPERIENCE & REQUIREMENTS: BSEE or similar field and 8+ ye…
  • Overall design responsibility for ASIC package designs, including aspects of signal integrity, power integrity, manufacturability, reliabil…

More roles at Avago Technologies Wireless (U.S.A.) Manufacturing LLC

LSI Corporation

Jul 31
RTL integration Engineer
San Jose, CA, United States mid Full Time $143.8k-230k/yr
  • Job Description: The candidate will be required to perform IP integration and IP test/debug mode verification at the SoC level.
  • This role involves creating RTL designs, performing linting, and executing CDC and RDC analysis for both RTL and gates.

More roles at LSI Corporation

Altera Corporation

Jul 31
PCIe IP Planner (Product Manager)
San Jose, CA, United States mid Full Time $149.1k-215.9k/yr
  • This Planner / Product Manager position is focused on PCI Express (PCIe) and Compute Express Link (CXL), along with Direct…
  • You’ll work closely with engineering architecture and execution teams to ensure that all requirements and feature specifications are well d…

More roles at Altera Corporation

Samsung Austin Semiconductor, LLC.

Jul 31
Senior Engineer, GPU Performance Architect (PPA)
San Jose, CA, United States senior $124k/yr
  • You bring expertise in GPU architecture, performance analysis and verification, waveform-level and RTL debugging, with curiosity for advanc…
  • You are passionate about contributing to the design and execution of advanced performance modeling and analysis for GPU pipelines—including…

SpaceX

Jul 30
Principal DFT Engineer (Silicon Engineering)
Palo Alto, CA, United States senior Full Time $220k-355k/yr
  • Lead implementation and optimization of DFT architectures, including scan insertion, compression/decompression logic, memory BIST, and logi…
  • PRINCIPAL DFT ENGINEER (SILICON ENGINEERING) At SpaceX we’re leveraging our experience in building rockets and spacecraft to deploy Starlin…

Hpe

Jul 30
ASIC Verification Engineer
Sunnyvale, CA, United States mid Full Time $120k-243k/yr
  • Position Summary We are seeking a highly motivated ASIC Verification Engineer to join our networking silicon development team .
  • Own and drive block-level/subsystem/FullChip verification efforts, from creating test plans to achieving comprehensive coverage closure Exp…

More roles at Hpe

Page 1